Æ»¹ûÒùÔº

Updated: Sun, 10/06/2024 - 10:30

From Saturday, Oct. 5 through Monday, Oct. 7, the Downtown and Macdonald Campuses will be open only to Æ»¹ûÒùÔº students, employees and essential visitors. Many classes will be held online. Remote work required where possible. See Campus Public Safety website for details.


Du samedi 5 octobre au lundi 7 octobre, le campus du centre-ville et le campus Macdonald ne seront accessibles qu’aux étudiants et aux membres du personnel de l’Université Æ»¹ûÒùÔº, ainsi qu’aux visiteurs essentiels. De nombreux cours auront lieu en ligne. Le personnel devra travailler à distance, si possible. Voir le site Web de la Direction de la protection et de la prévention pour plus de détails.

ECSE 530 Logic Synthesis (3 credits)

Note: This is the 2013–2014 edition of the eCalendar. Update the year in your browser's URL bar for the most recent version of this page, or click here to jump to the newest eCalendar.

Offered by: Electrical & Computer Engr (Faculty of Engineering)

Overview

Electrical Engineering : The place of logic synthesis in microelectronics. Representations of Boolean functions: logic covers, binary decision diagrams. Two-level synthesis algorithms, Espresso. Multi-level synthesis to Boolean networks: don't care methods, algebraic optimizations, delay modelling. Sequential synthesis: state-based optimizations, state assignment, network optimizations. Technology mapping: library cell and FPGA mapping.

Terms: This course is not scheduled for the 2013-2014 academic year.

Instructors: There are no professors associated with this course for the 2013-2014 academic year.

Back to top